Abstract-This paper describes the design of a switched-capacitor fourth-order single-loop 6' modulator with a 5-level embedded quantizer. The loop filter consists of a cascade of resonators with distributed feedforward coefficients, which can be programmed to make the zeros of the noise transfer function variable. As a result, the modulator can be reconfigured either as a lowpass or as a bandpass analog-to-digital converter with a tunable notch frequency and an optimized loop-filter zero placement. The circuit -designed and implemented in a 1.2-V 90-nm CMOS technology -incorporates diverse architecture-and circuit-level strategies to adapt its performance to different sets of specifications with a variable sampling frequency of 100 and 200MHz and scalable power consumption. Post-layout simulations (for a frequency range of DC to 22MHz) and behavioral simulations (from 22 to 44MHz) show a correct operation of the circuit in steps of 1-to-2MHz, featuring an adaptive SNDR of 74-to-86, 57-to-68 and 50-to-59dB within a signal bandwidth of 200kHz, 1MHz and 2MHz, respectively, while dissipating a scalable power consumption of 16-to-22mW *
INTRODUCTION

.
The efficient implementation of Software Defined Radio (SDR) demands for a nanometer CMOS System-on-Chip (SoC) implementation, in which signal processing is mostly carried out in the digital domain. One of the key building blocks enabling such an SDR SoC to be possible is the Analogto-Digital Converter (ADC). This circuit should be ideally placed at the antenna so that Radio Frequency (RF) signals could be directly digitized, thus being processed in a flexible way by running software on a Digital Signal Processor (DSP) [1] .
Unfortunately, this application scenario is still far from a consumer product deployment, mostly limited by the unfeasible power-hungry specifications required for the ADC [2] . However, recent advances in Sigma-Delta Modulation (6'M) techniques [3] [4] [5] [6] -fuelled by the continuous downscaling of CMOS processes -are pushing RF digitization * This work has been supported by the Spanish Ministry of Economy and Competitiveness (with support from the European Regional Development Fund) under contract TEC2010-14825/MIC, and by the Regional Council of Innovation, Science and Enterprise under contract TIC-2532. forward, taking significant steps towards future SDR-based mobile devices.
The majority of reported RF-to-digital converters are BandPass (BP) 6'M with a fixed center or notch frequency (f n ), and include diverse strategies such as frequency-translation [7] , subsampling [3] and out-of-band embedded filtering [4] in order to relax the ADC specifications in a simplified mostlydigital RF receiver.
One of the problems associated to conventional BP-6'Ms with a fixed notch frequency is that the RF receiver requires a programmable-frequency Voltage-Controlled Oscillator (VCO) in order to place the signal band within the passband of the BP-6'M. This issue has motivated the interest for reconfigurable BP-6'Ms with tunable notch frequency [8] [9] . To the best of the authors' knowledge, the work in [8] reported the widest tuning range achieved by Switched-Capacitor (SC) BP-6'Ms, ranging from DC to 12MHz, while consuming 115mW. Recently, a Continuous-Time (CT) BP-6'M significantly increased that frequency range up to 1GHz, at the price of consuming 550mW [9] . This paper contributes to this topic and presents the design of a fourth-order reconfigurable SC single-loop CRFF LP/BP-6'M with 5-level quantization, intended for IntermediateFrequency (IF) digitization. Both architecture-and circuit-level reconfiguration strategies are combined to achieve a competitive performance in terms of programmable effective resolution (8-to-14 bit), signal bandwidth (0.2-to-2MHz), notch frequency (DC-to-44MHz) and adaptive power consumption (16-to-22mW). Compared to previously reported SC-6'Ms, the presented circuit achieves a wider programmable frequency range with lower power consumption, while keeping a reduced number of loop-filter coefficients and a lower number of levels of the embedded quantizer, with the subsequent silicon area saving.
II. MODULATOR ARCHITECTURE
Resonation-based 6'M architectures are a priori good alternatives to achieve programmable center frequency. For that reason a single-loop fourth-order cascade of resonator with feedforward (CRFF) topology has been selected in this work. Compared to its cascade of resonators with feedback (CRFB) counterpart, the CRFF loop-filter realization requires less number of loop-filter coefficients, what results in less area occupied by the corresponding capacitor ratios and consequently, a power saving. The modulator architecture uses a 4th-order loop filter consisting of two resonators as shown in Fig. 1 [10] . Each resonator is made up of one Forward-Euler (FE) and one Backward-Euler (BE) integrator. Two feedback coefficients (g 1 and g 2 ) across the resonators can be tuned to a get a desired notch in the Noise Transfer Function (NTF) of the modulator. A direct feedforward path from the input to the adder is used to implement a unity Signal Transfer Function (STF), thus relaxing the swing requirements of integrators. Coefficients c 1 to c 4 are employed for further scaling of integrators. In order to keep the required NTF and STF while varying the integrator input coefficients, feedforward coefficients a 1 to a 4 also need to be changed accordingly. Indeed, the modulator can be visualized as a cascade of two LDI resonators. Transfer functions of resonators involved are given by,
The values of the 6'M loop-filter coefficients have been synthesized for a programmable center frequency range of 0-22MHz, considering frequency steps of 1MHz and a sampling frequency of 100MHz. Schreier's Matlab Delta-Sigma toolbox [11] has been employed to this purpose, resulting in 23 different sets of coefficients. The derived coefficients were optimized to maximize integrators output swing performance (below 20% of the full-scale range), while keeping feasible capacitor-ratio implementations. For each combination of integrators output swings, a different set of coefficients c 1 to c 4 is obtained, and the values of g coefficients get changed for each notch frequency according to (3) and (4) . At the same time, to keep the same noise-shaping behavior, i.e., the same NTF, for all notch frequencies, feedforward coefficients (a 1 to a 4 ) also get modified. As an illustration, Table I shows the set of coefficients derived for an f n of 3MHz. Note that coefficients b 1 and c 1 can be easily realized with capacitor ratios of 0.25, while g 1 =0.0625 and g 2 =0.125 in this case. Moreover it can be observed that all coefficients are multiple of either 0.0625 or 0.125. This leads to a straightforward binary-weighted implementation of the sampling capacitor with a fixed integrating capacitor. Table II summarizes the different features of the resultant coefficients for the whole range of f n , including minimum and maximum values, and the number of bits required for implementation.
B. Ideal Modulator Performance and Behavioral Simulations
In order to check the validity of the derived coefficients, behavioral simulations have been carried out using Simulink elementary blocks over an input frequency range of 0 to 22MHz. Based on the derived coefficients, the tunability range can be increased if sampling rates larger than 100MHz are used. To this end, behavioral simulations have been also performed at 200-MHz clock rate, thus increasing the notch frequency range up to 44MHz, with frequency steps of 2MHz. Considering these sets of sampling frequencies, the signal-toquantization noise ratio (SQNR) achieved with the ideal modulator are in the ranges of 110dB, 90dB and 75dB, respectively for 200-kHz, 1-MHz and 2-MHz signal bandwidths. As an illustration, Fig. 2 shows the SNDR-versus-amplitude curves obtained within the whole notch frequency tuning range (0-to-44MHz) and considering a signal bandwidth of BW=1MHz. The notch frequency reconfigurability is illustrated in Fig. 3 considering the whole tuning range.
III. IMPACT OF CIRCUIT ERRORS AND HIGH-LEVEL SIZING
The modulator specifications described above have been mapped onto building-block specifications using SIMSIDES, a Simulink-based time-domain simulator for 6'Ms [12] . The first step of this high-level sizing consisted of deriving the values of all loop-filter capacitances based on thermal-noise design considerations as described below. 
A. Thermal Noise Contribution and Capacitor Sizing
Fig . 4 shows the conceptual (single-ended) SC schematic of the modulator. The total input referred noise at f n can be approximated by [13] same for whole range of frequencies (i.e., 0.25), the noise power essentially depends on two capacitor values, C b1 and C c2 . It may be observed that smaller values of the sampling capacitors and higher notch frequencies lead to larger values of the input-referred noise power. Based upon the required noise performance for given specifications, and taking the loop-filter coefficient spread into account, the final values of the modulator capacitors are derived -see Table III .
B. Building-Block Specifications
Once all modulator capacitors have been sized, a high-level sizing procedure was carried out in order to obtain the electrical parameters, i.e., finite opamp DC gain, Gain-BandWidth (GBW) product, etc., of the different modulator subcircuits (opamps, comparators, switches). To this end, a number of parametric simulations have been done, considering the different input signal conditions, i.e., notch frequency and bandwidth, as well as the sampling frequencies under consideration i.e., 100MHz and 200MHz. Table IV includes the outcome of the high-level sizing process, showing the main opamp specifications that satisfy the required modulator performance. These specificationsconsidering the worst-case signal conditions -constitute the starting point for the electrical sizing of the modulator subcircuits, which is summarized in the next section.
IV. CIRCUIT DESIGN
A. Capacitor Array Implementation
Front-end integrator coefficients except the one implementing resonance remain the same over the whole range of notch frequencies. Therefore sampling capacitors of this integrator are fixed. The remaining integrators and the active adder use the same configuration for the sampling capacitor implementation. The required reconfiguration of loop-filter coefficients is implemented by banks of switchable binaryweighted capacitors, which are connected or disconnected according to the required coefficient values. As an illustration, Fig. 5 represent the single-ended schematic of third integrator in the modulator chain (see Fig. 4 ). Note that digital signals D 0 …D 3 and _D 0 …_D 3 control the binary-weighted scheme. 
B. Operational Amplifier
A folded-cascode topology has been adopted for the five opamps in the modulator. Minimum-length transistors have been avoided in the input pair and in the current mirrors in order to reduce flicker (1/f) noise and mismatching. The amplifiers bias current is adapted to fulfill the modulator highlevel requirements with adaptive power consumption. Biasing circuit is composed of two modified Wilson mirror stages which work with currents in the range of 10µA to 100µA. Table V summarizes the electrical performance of the opamps as a function of the bias current. This table illustrates how the modulator performance can be optimally adapted at circuit level to the required system-level specifications, by modifying the most important opamp metrics (transconductance, g m , current of the output branch, etc.) according to the required performances.
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Figure 5. Single-ended schematicof the third integrator. 
C. Embedded 5-level ADC
The embedded 5-level ADC consists of a flash topology and can be divided into three parts: a resistance ladder generating the voltage references, an array of comparators and a thermometric-to-binary encoder. The output binary code is stored in a ROM for collecting it off chip.
D. Serial-to-Parallel Register
Reconfiguration of coefficients and biasing requires a large number of control signals that are handled by means of an onchip Serial-to-Parallel register. As shown in Fig. 6 , 76-bit control words can be loaded to the register, which consists of D Flip-Flops in series.
V. SIMULATION RESULTS
The modulator has been designed and implemented in a 90-nm 1-poly 9-metal digital CMOS technology. Fig. 7 shows the layout of the modulator highlighting its main parts. The modulator, including the pad ring, occupies an active area of 3.52mm
2 . The layout floorplan considers separate analog, mixed and digital supplies, as well as guard-rings surrounding each section of the circuit. Fig. 8(a) and (b) present the modulator output spectra for post-layout simulations corresponding to two notch frequencies (400 kHz and 18 MHz), while (c) represent the result of behavioral simulation of 44MHz notch, demonstrating a correct functionality of the modulator. In LP configuration (input frequency being 400kHz) for -6dBFS input, SNDR achieved over bandwidths of 200kHz, 1MHz and 2MHz are 78, 65 and 53dB respectively. For band pass configuration i.e., with 18MHz and 44MHz notches, achievable SNDR with same strength input over same range of bandwidths are respectively 73 and 64dB, 62 and 52dB, 51 and 46dB. Fig. 9 shows several SNDR-versus-input level curves considering different cases of the input signal bandwidths and notch frequencies. These curves have been obtained by time-domain behavioral simulations considering the electrical performance of the opamps extracted from transistor-level simulations. In both cases, modulator starts getting saturated with input strength higher than -5dBFS. Maximum achievable SNDRs for 12MHz notch over bandwidths 200 kHz, 1 MHz and 2 MHz are 78dB, 68dB and 55dBs respectively while in case of 44MHz, maximum achievable SNDR are 68dB, 52dB and 50dB respectively. Finally, Table VI summarizes the performance of the designed modulator and compares it with state-of-the-art SC-%3'M implementations. Note that this modulator presents a better performance in terms of tunability and power consumption. 
VI. CONCLUSIONS
A tunable center frequency 90-nm 1.2-9 &026 6& û0 has been described. It can be reconfigured to tune to a center frequency in a range of 0-44MHz with adaptive power (16-22mW). Post-layout simulation (from DC to 22MHz) and behavioral simulations with transistor-level extracted performance metrics of opamps (from 22MHz to 44MHz) show better performance as compared with other SC BP-û0V ([SHULPHQWDO PHDVXUHPHQWV DUH H[SHFWHG WR EH presented at the conference. 
